


# KabyLake Processor-R Platform MS-14B1 VER:0C

## Kaby Lake - R (BGA1356)



# SCHEMATIC ANNOTATIONS AND BOARD INFORMATION


## Voltage Rails

## POWER STATES

Voltage	Description	Control Signal	SLP_S5#	SLP_S4#	SLP_S3#
PWR_SRC	AC ADAPTER OR BATTERY IN		HIGH	HIGH	HIGH
+5VALW	5.0V always on power rail	PWR_SRC	ON	ON	ON
+3VALW	3.3V always on power rail	PWR_SRC	ON	ON	ON
+5VSUS	5.0V power rail	SUS_ON	ON	ON	ON
+3VSUS	3.3V power rail	SUS_ON	ON	ON	ON
+1_8VSUS	1.8V power rail	3V5VSUSPWRGD	ON	ON	ON
+1VSUS	1.0V power rail	1_8VSUSPWRGD	ON	ON	ON
+2_5VMEM_VPP	2.5V power rail DDR (off in S4-S5)	DIMM_ON_VPP	OFF	ON	ON
+VCCST	1.0V power rail CPU (off in S4-S5)	DIMM_ON_VPP	OFF	ON	ON
+VCCPLL	1.0V power rail CPU (off in S4-S5)	+VCCST	OFF	ON	ON
+1_2VDIMM	1.2V power rail DDR (off in S4-S5)	DIMM_ON_VDDQ	OFF	ON	ON
+VDDQC	1.2V power rail CPU DRAM (off in S4-S5)	+1_2VDIMM	OFF	ON	ON
+VCCPLL_OC	1.2V power rail CPU (off in S4-S5)	+1_2VDIMM	OFF	ON	ON
+5VRUN	5.0V switched power rail (off in S3-S5)	RUND	OFF	OFF	ON
+3VRUN	3.3V switched power rail (off in S3-S5 / M0)	RUND	OFF	OFF	ON
+1_8VRUN	1.8V power rail AUDIO (off in S3-S5)	RUND	OFF	OFF	ON
+VCC_IO	1.0V rail for Processor & PCH (off in S3-S5)	RUND	OFF	OFF	ON
+VCCSTG	1.0V power rail CPU (off in S3-S5)	+VCC_IO	OFF	OFF	ON
+0_6VTT_RUN	0.6V DDR Termination voltage (off in S3-S5)	DDR_VTT_CTRL	OFF	OFF	ON
+VCC_SA	0.55V to 1.15V Voltage for Processor	VR_ON	OFF	OFF	ON
+VCC_CORE	0.55V to 1.5V Voltage for Processor	VR_ON	OFF	OFF	ON
+VCC_GT	0.55V to 1.52V Core Voltage for Processor	VR_ON	OFF	OFF	ON

Note: WHEN AC MODE, System turn on then +\*VSUS will always keep high

S4( Suspend to Disk)  
S3( Suspend to RAM)  
S0( Full ON)

 MICRO-STAR INT'L CO.,LTD.

Title

PLATFORM

Size Custom

Document Number

MS-14B1

Date:

Thursday, December 21, 2017

Sheet

2



of


57

Rev


0C








SODIMM\_A (Bottom)









SMALERT#/ GPP_C5	T10: Confidentiality	Rising edge of RSMRST#	This signal has a weak internal Pull-down. 0 = Enable Intel ME Crypto Transport Layer Security (T10) higher suite (no confidentiality). (Default) 1 = Enable Intel ME Crypto Transport Layer Security (T10) higher suite (with confidentiality). Must be pulled up to support Intel APT with T10. <b>Notes:</b> 1. The internal Pull-down is disabled after RSMRST# deasserts. 2. This signal is in the primary well.
---------------------	----------------------	---------------------------	--

SMALERT#/ GPP_C5	eSPI or LPC	Rising edge of RSMRST#	This signal has a weak internal Pull-down. 0 = LPC is selected for EC. (Default) 1 = eSPI is selected for EC. <b>Notes:</b> 1. The internal Pull-down is disabled after RSMRST# deasserts. 2. This signal is in the primary well.
---------------------	-------------	---------------------------	--

SMALERT#/ GPP_B23	Reserved	Rising edge of RSMRST#	This signal has an internal Pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling. <b>Notes:</b> When used as PCHOT#, a 150k weak board Pull-up is recommended to ensure it does not override the internal Pull-down strap sampling.
----------------------	----------	---------------------------	--













DSWR0K can be tied to R0MRST# for platforms that do not support the Deep Sx state.

Add test point TPJNC4024. 20171020



Signal	GPIO Assignment
DGPU_PWR_EN	GPP_B16
DGPU_PWROK	GPP_C16
DGPU_HOLD_RST#	GPP_C18



### Active HI




<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
File: <b>KabyLake-R (LPSS,ISH,I2C)</b>	
Size: Custom	Document Number: <b>MS-14B1</b>
Date: Thursday, December 21, 2017	Sheet: 8 of 57
Rev: <b>0C</b>	



Flash Descriptor Security Override	
HDA_SDO	Low = Disable High = Enable












Table 49-2. Decoupling Requirements for Kaby Lake-R U 4+2 Processor (Sheet 1 of 2)


Domain	Backside cap	Primary side cap	Placement guideline
Vcc	7x 10 uF 0402		Place on secondary side, underneath the package
	26x 1 uF 0402 or 0201		Refer to diagram in Note 3 below for placement recommendation of 0201 caps
		8x 10 uF 0402	Place as close to the package as possible
		9x 22 uF 0603	
		8x 47 uF 0805 (6.3V) <sup>1</sup>	
VccGT	12x 10 uF 0402		Place on secondary side, underneath the package
	14x 1 uF 0402 or 0201		
		7x 22 uF 0603	Place as close to the package as possible
VccSA	7x 10 uF 0402		Place on secondary side, underneath the package
	7x 1 uF 0402 or 0201		
VccIO		6x 10 uF 0402	Place as close to the package as possible
		4x 1 uF 0402	Place as close to the package as possible
VDDQ		4x 10 uF 0402	Place as close to the package as possible
		3 x 22 uF 0603	Place as close to the package as possible
VDDQC		1 x 10 uF 0402	Preferred to place the 0402 10uF cap on the secondary under the package shadow near VDDQC pin and short to VDDQ rail under with a shape. Alternatively, if the 0402 cap cannot be placed on the backside, follow the example showed in Figure 49-3. The 0402 cap to VDDQC BGA routing should not exceed 48mohm (Rdc). RVP design uses trace L=450mil, W=8mil between BGA and cap. Additional trace routing implemented in RVP design was not required.
		<b>1 x 1uF</b>	
VccPLL		1x 1 uF 0402	Place as close to the package as possible.
VccPLL_OC		1x 1 uF 0402	Do not route VccPLL, VccPLL_OC, VccST closest adjacent layer over any power net other than ground.
VccST		1x 1 uF 0402	For VccST: Refer to Figure 49-2 for additional routing details for VccST & VccSTG.


msi

MICRO-STAR INT'L CO.,LTD.

Title			KabyLake-R (GT POWER)
Size	Document Number	Rev	OC
Custom	MS-14B1		
Date:	Thursday, December 21, 2017	Sheet	13 of 57










Check cable arrange with ME

eDP



CON2  
FPC40P-0.5PITCH\_NATURAL-HF  
N5A-40F0180-A81  
FPC\_S40\_10


<Table 6. Pin Assignments for the Interface Connector>

Terminal	Symbol	Functions
Pin No.	Symbol	Description
1	CABC_Enable	CABC (not enable)
2	H_GND	Ground
3	LAN1_N	Complement Signal Link_Lane1
4	LAN1_P	True Signal Link_Lane1
5	H_GND	Ground
6	LAN0_N	Complement Signal Link_Lane0
7	LAN0_P	True Signal Link_Lane0
8	H_GND	High Speed Ground
9	AUXP	True Signal Link_Auxiliary Channel
10	AUXN	Complement Signal Link_Auxiliary Channel
11	H_GND	Ground
12	LCD_VCC	Power Supply, 3.3V (typ.)
13	LCD_VCC	Power Supply, 3.3V (typ.)
14	BIST	Panel self test enable
15	H_GND	Ground
16	H_GND	Ground
17	HPD	HPD(Hot Plug Detect) Signal Pin
18	BL_GND	High Speed Ground
19	BL_GND	High Speed Ground
20	BL_GND	High Speed Ground
21	BL_GND	High Speed Ground
22	BL_EN	Backlight on/off Control pin
23	BL_PWM	Backlight PWM Dimming
24	Hsync	Line synchronization
25	NC	No connection
26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	NC	No connection


#### 4.2. INTERFACE CONNECTIONS

##### PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	NC	No Connection (Reserved for ML1+)	
4	NC	No Connection (Reserved for ML1+)	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for INNOLUX test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for Hsync signal)	
25	NC	No Connection (Reserved for INNOLUX test)	
26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for INNOLUX test)	




## HDMI Level Shifter







## HDMI Connector




## EMI Close Connector





Delete EL4~7(L12-9008100-105) for Layout. 20171024A



Control Logic



# PCIE 1 x 4 Reversal / SATA




74	1.3V	GND	75
72	1.3V	GND	73
70	3.3V	NC	71
68	SUSCLK(32kHz) (O)(0/3.3V)	PEDET (NC-PCIe/GND-SATA)	69
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
58	N/C	GND	57
56	N/C	REFCLKP	55
54	PEWake# (I/O)(0/3.3V) or N/C	REFCLKN	53
52	CLKREQ# (I/O)(0/3.3V) or N/C	GND	51
50	PERST# (O)(0/3.3V) or N/C	PETp0/SATA-A+	49
48	N/C	PETn0/SATA-A-	47
46	N/C	GND	45
44	N/C	PERp0/SATA-B-	43
42	N/C	PERn0/SATA-B+	41
40	N/C	GND	39
38	DEVSLP (O)(0/3.3V)	PETp1	37
36	N/C	PETn1	35
34	N/C	GND	33
32	N/C	PERp1	31
30	N/C	PERn1	29
28	N/C	GND	27
26	N/C	PETp2	25
24	N/C	PETn2	23
22	N/C	GND	21
20	N/C	PERp2	19
18	1.3V	PERn2	17
16	1.3V	GND	15
14	1.3V	PETp3	13
12	1.3V	PETn3	11
10	DAS/DSS# (I)(O)	GND	9
8	N/C	PERp3	7
6	N/C	PERn3	5
4	1.3V	GND	3
2	1.3V	GND	1

Table 10] Signal Assignments

Pin#	Assignment	Description	Pin#	Assignment	Description
1	GND	Return current path	2	3.3V	3.3V source
3	GND	Return current path	4	3.3V	3.3V source
5	PETn3	PCIe TX	6	N/C	N/C
7	PETp3	PCIe TX	8	N/C	N/C
9	GND	Return current path	10	LED1# <sup>1)</sup>	Device Active Signal (Refer to [Table 11])
11	PERn3	PCIe Rx	12	3.3V	3.3V source
13	PERp3	PCIe Rx	14	3.3V	3.3V source
15	GND	Return current path	16	3.3V	3.3V source
17	PETn2	PCIe TX	18	3.3V	3.3V source
19	PETp2	PCIe TX	20	N/C	N/C
21	GND	Return current path	22	N/C	N/C
23	PERn2	PCIe Rx	24	N/C	N/C
25	PERp2	PCIe Rx	26	N/C	N/C
27	GND	Return current path	28	N/C	N/C
29	PETn1	PCIe TX	30	N/C	N/C
31	PETp1	PCIe TX	32	N/C	N/C
33	GND	Return current path	34	N/C	N/C
35	PERn1	PCIe Rx	36	N/C	N/C
37	PERp1	PCIe Rx	38	N/C	N/C
39	GND	Return current path	40	N/C	N/C
41	PETn0	PCIe TX	42	N/C	N/C
43	PETp0	PCIe TX	44	N/C	N/C
45	GND	Return current path	46	N/C	N/C
47	PERn0	PCIe Rx	48	N/C	N/C
49	PERp0	PCIe Rx	50	PERST#	PCIe Reset
51	GND	Return current path	52	CLKREQ#	PCIe Device Clock Request
53	REFCLKN	PCIe Reference Clock	54	PEWake#	N/C
55	REFCLKP	PCIe Reference Clock	56	Reserved for MFG_Data	N/C
57	GND	Return current path	58	Reserved for MFG_CLOCK	N/C
67	N/C	N/C	68	SUSCLK	N/C
69	PEDET	N/C	70	3.3V	3.3V source
71	GND	Return current path	72	3.3V	3.3V source
73	GND	Return current path	74	3.3V	3.3V source
75	GND	Return current path			

## SSD STAND OFF




Add UME29 P/N:E2B-16K1010-A89 Footprint:H\_R201D118\_PT for ME.20171014  
Change UME29 footprint to H\_R201D118\_PT\_N for Layout. 20171030


PCIe	PERp0, PERn0/ PETp0, PETn0 PERp1, PERn1/ PETp1, PETn1 PERp2, PERn2/ PETp2, PETn2 PERp3, PERn3/ PETp3, PETn3	I/O	PCIe TX/RX Differential signals defined by the PCIe 3.0 specification	
	REFCLK+/- REFCLK-	I	PCIe Reference Clock signals (100 MHz) defined by the PCIe 3.0 specification	
	PERST#	O	PE-Reset is a functional reset to the card as defined by the PCIe Mini Card CEM specification	3.3V
	CLKREQ#	I/O	Clock Request is a reference clock request signal as defined by the PCIe Mini Card CEM specification; Also used by L1 PM Substates	3.3V
	WAKE#/OBFF	I/O	PCIe PME Wake. Open Drain with pull up on platform; Active Low	3.3V

<b>msi</b> MICRO-STAR INT'L CO.,LTD.		
Title <b>M.2 KEY-M Combo SSD</b>		
Size	Document Number	Rev
Custom	<b>MS-14B1</b>	<b>0C</b>
Date:	Thursday, December 21, 2017	Sheet 19 of 57









XD CD#			
SP1	XD RDY	SD WP	MS CLK
SP2	XD RE#		MS INS#
SP3	XD CE#	SD D1	
SP4	XD CLE	SD D0	MS D7
SP5	XD ALE	SD D7	MS D3
SP6	XD WE#	SD CD#	
SP7	XD WP	SD D6	MS D6
SP8	XD D0	SD CLK	MS D2
SP9	XD D1	SD D5	MS D0
SP10	XD D2	SD CMD	
SP11	XD D3	SD D4	MS D4
SP12	XD D4	SD D3	MS D1
SP13	XD D5	SD D2	MS D5
SP14	XD D6		MS BS
	XD D7		


#### For EMI and Close to RTS5170

SP1	0R1%0402	R331	SD WP	EC74	X	C10p50N0402
SP3	0R1%0402	R198	SD D1	EC62		C15p50N0402
SP4	0R1%0402	R197	SD D0	EC61		C15p50N0402
SP6	0R1%0402	R201	SD CD#	EC65	X	C10p50N0402
SP8	0R1%0402	R203	SD CLK	EC67		C15p50N0402
SP10	0R1%0402	R202	SD CMD	EC66	X	C10p50N0402
SP12	0R1%0402	R200	SD D3	EC64		C15p50N0402
SP13	0R1%0402	R199	SD D2	EC63		C15p50N0402

Stuff EC61~64, EC67/15pF(C11~1501012-S02) for SA. 20171221

#### Pin Define

Connector	Specifications	Specifications	Name	Type	SD Mode
PinNo.	SD4.0 PinNo.	MMC PinNo.			Description
P1			WP		
P2	P8		DAT1	I/O/PP	Data Line[Bit 1]
P3	P7	P7	DAT0	I/O/PP	Data Line[Bit 0]
P4	P17		—		Not Used(Connected to ground)
P5	P6	P6	VSS2	S	Supply voltage ground
P6	P16		—		Not Used
P7	P5	P5	CLK	I	Clock
P8	P15		—		Not Used
P9	P4	P4	VDD	S	Supply voltage
P10	P14		—		Not Used
P11	P3	P3	VSS1	S	Supply voltage ground
P12			CD		
P13	P13		—		Not Used(Connected to ground)
P14	P2	P2	CMD	PP	Command/Response
P15	P12		—		Not Used
P16	P1	P1	CD/DAT3	I/O/PP	Card Detect/ Data Line[Bit 3]
P17	P11		—		Not Used
P18	P9		DAT2	I/O/PP	Data Line[Bit 2]
P19	P10		—		Not Used(Connected to ground)
P20			GND		
P21			GND		
P22			GND		
P23			GND		
P24			GND		



MICRO-STAR INT'L CO.,LTD.

### Card Reader (RTS5170)

Size Document Number Custom **MS-14B1** Rev **0C**

Date: Thursday, December 21, 2017 Sheet 22 of 57



# USB3.0 TYPE-A Port 1 Redriver

Table 4. TUSB522P OS Control Pin Settings

Pin	Description	Logic State	Transition Bit Output Differential Voltage (mV)
OS1/2	Output Swing	Low (Floating)	900
		High	1200

Table 6. TUSB522P De-Emphasis Control Pin Settings

Pin	Description	Logic State	De-Emphasis Ratio (dB)	
			OS = Low(Floating)	OS = High
DE1/2	De-Emphasis Amount	Low	0	-2.6
		Floating	-3.5	-5.9
		High	-6.2	-8.3

Table 2. TUSB522P Equalization Control Pin Settings

Pin	Description	Logic State	Gain (dB)
EQ1/EQ2	Equalization Amount	Low	3
		Floating	6
		High	9

<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
Title: <b>U3 Re-driver TYPE-A Port1,2</b>	
Size: Custom	Document Number: <b>MS-14B1</b>
Date: Thursday, December 21, 2017	Rev: <b>0C</b>
Sheet: 23	of 57

[illegible][illegible]

# USB3.0 TYPE-A Port 1 Redriver

Table 4. TUSB522P OS Control Pin Settings

Pin	Description	Logic State	Transition Bit Output Differential Voltage (mV)
OS1/2	Output Swing	Low (Floating)	900
		High	1200

Table 6. TUSB522P De-Emphasis Control Pin Settings

Pin	Description	Logic State	De-Emphasis Ratio (dB)	
			OS = Low(Floating)	OS = High
DE1/2	De-Emphasis Amount	Low	0	-2.6
		Floating	-3.5	-5.9
		High	-6.2	-8.3

Table 2. TUSB522P Equalization Control Pin Settings

Pin	Description	Logic State	Gain (dB)
EQ1/EQ2	Equalization Amount	Low	3
		Floating	6
		High	9

<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
Title <b>U3 Re-driver TYPE-A Port1,2</b>	
Size <b>Custom</b>	Document Number <b>MS-14B1</b>
Date <b>Thursday, December 21, 2017</b>	Rev <b>0C</b>
Sheet <b>23</b>	of <b>57</b>

# USB3.0 TYPE-A Port 1 Redriver

Table 4. TUSB522P OS Control Pin Settings

Pin	Description	Logic State	Transition Bit Output Differential Voltage (mV)
OS1/2	Output Swing	Low (Floating)	900
		High	1200


Table 6. TUSB522P De-Emphasis Control Pin Settings



Pin	Description	Logic State	De-Emphasis Ratio (dB)	
			OS = Low(Floating)	OS = High
DE1/2	De-Emphasis Amount	Low	0	-2.6
		Floating	-3.5	-5.9
		High	-6.2	-8.3

Table 2. TUSB522P Equalization Control Pin Settings


Pin	Description	Logic State	Gain (dB)
EQ1/EQ2	Equalization Amount	Low	3
		Floating	6
		High	9

<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
Title: <b>U3 Re-driver TYPE-A Port1,2</b>	
Size: Custom	Document Number: <b>MS-14B1</b>
Date: Thursday, December 21, 2017	Rev: <b>0C</b>
Sheet: 23	of 57

[illegible][illegible][illegible]



The diagram illustrates the internal wiring of the USB3 Rear Port 1. It shows three input connectors on the left: 'Close to Connector' (top), 'USB2N\_TYPEA1' (middle), and 'USB3\_RXP\_TYPEA1' (bottom). Each connector has two signal lines (TXP and TXN for USB3, RX and TXN for USB2). These lines pass through capacitors (C357, C358) and ferrite beads (EL13, EL14, EL15) before reaching the USB3 controller (N53-09M1071-AF2). The controller is shown with its internal components like STD\_A\_SSTX+, VBUS, STD\_A\_SSTX-, D+, STD\_A\_SSRX+, GND\_DRAIN, and STD\_A\_SSRX-. The output of the controller is connected to the USB3 Rear Port 1 connector on the right, which has pins for USB1, USBAM, BLUE, HF-28, N53-09M1071-AF2, and USB\_A1\_9, USB3\_1\_6P. A ground connection is also shown at the bottom right.



# USB3.0 TYPE-C Port 3 Redriver TOP




Table 4. TUSB522P OS Control Pin Settings

Pin	Description	Logic State	Transition Bit Output Differential Voltage (mV)
OS1/2	Output Swing	Low (Floating)	900
		High	1200



Table 2. TUSB522P Equalization Control Pin Settings

Pin	Description	Logic State	Gain (dB)
EQ1/EQ2	Equalization Amount	Low	3
		Floating	6
		High	9

Table 6. TUSB522P De-Emphasis Control Pin Settings

Pin	Description	Logic State	De-Emphasis Ratio (dB)	
			OS = Low(Floating)	OS = High
DE1/2	De-Emphasis Amount	Low	0	-2.6
		Floating	-3.5	-5.9
		High	-6.2	-8.3

# USB3.0 TYPE-C Port 3 Redriver BOT



<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
Title	
Size	
Custom	
Date: Thursday, December 21, 2017	
Sheet 25 of 57	
Rev 0C	

# USB3.0 TYPE-C Port 4 Redriver TOP

# USB3.0 TYPE-C Port 4 Redriver BOT




Table 4. TUSB522P OS Control Pin Settings



Pin	Description	Logic State	Transition Bit Output Differential Voltage (mV)
OS1/2	Output Swing	Low (Floating)	900
		High	1200

Table 2. TUSB522P Equalization Control Pin Settings

Pin	Description	Logic State	Gain (dB)
EQ1/EQ2	Equalization Amount	Low	3
		Floating	6
		High	9


Table 6. TUSB522P De-Emphasis Control Pin Settings

Pin	Description	Logic State	De-Emphasis Ratio (dB)	
			OS = Low(Floating)	OS = High
DE1/2	De-Emphasis Amount	Low	0	-2.6
		Floating	-3.5	-5.9
		High	-6.2	-8.3




<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
Title <b>U3 Re-driver TYPE-C Port4</b>	
Size Customer	Document Number <b>MS-14B1</b>
Date Thursday, December 21, 2017	Rev <b>0C</b>
Sheet 26 of 57	






## Fingerprint



## J2 Pin Assignments and Definitions

Pin Number	Pin Name	Description
1	VDD	Power Supply
2	VDD	Power Supply
3	USB D-	USB D-
4	USB D+	USB D+
5	GND	Ground
6	GND	Ground

## Touchpad




## J1 (Host Interface) Pin Assignments and Definitions

Pin Number	Pin Name	Description
1	SMB_CLK	SMbus Clock
2	GND	Ground
3	SMB_DAT	SMbus Data
4	LID Close	Disable when lid is closed <sup>(1)</sup>
5	VDD	Power Supply
6	PS2_DAT	PS2 Data
7	GND	Ground
8	PS2_CLK	PS2 Clock


(1) Disable Touchpad when lid is closed (system sleep), to prevent from LCD noise coupling to touchpad and cause sensor malfunction

## LID







# FAN




PIN NO.	LEAD COLOR
1	RED(+)
2	BLUE(PWM)
3	BLACK(-)
4	YELLOW(FG)



## Power Bottom






Change SW1 P/N from N71-0103361-D02 to N71-0101780-D02 for ME. 20170929




## CIRCUIT DIAGRAM

<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
Title <b>FAN,Power SW</b>	
Size Custom	Document Number <b>MS-14B1</b>
Date: Thursday, December 21, 2017	Rev <b>0C</b>
Sheet 30	of 57

Change LED1,LED2,LED3 P/N from D0C-0405800-L05 to D0C-040C300-L05 for ME. 20171117A  
Change LED4 P/N from D0C-0405400-L05 to D0C-040J800-L05 for ME. 20171117A



Correct CON26 P/N:N5A-10F0240-A81. 20171212B  
Change CON26 from N5A-10F0240-A81 to N5A-10F0030-A81 for ME. 20171212



Stuff EC1(C11-3312012-M09) for EMI. 20171218

Pin Description							
Pin No.	Name	Pin Type	Function Des.	Pin No.	Name	Pin Type	Function Des.
1	DMIC_CLK	CLK	D-MIC clock	6	EN	Power	EN_3.3V
2	DMIC_DATA	Data	D-MIC data	7	VCC	Power	Cam_5V
3	GND	GND		8	GND	GND	
4	MIC_VCC	Power	MIC_3.3V	9	D+	Data	USB_DP
5	NC	NC		10	D-	Data	USB_DM

**MICRO-STAR INT'L CO.,LTD.**

Title: **LED / Camera**

Size: Custom Document Number: **MS-14B1** Rev: **0C**

Date: Thursday, December 21, 2017 Sheet 31 of 57








## N17S-G1( Frame Buffer Interface )

## GDD5 Command Mapping GB2C-64

DQ[31:0]	DQ[63:32]	
CMD0	CMD16	CS*
CMD1	CMD17	A3 BA3
CMD2	CMD18	A2 BA0
CMD3	CMD19	A4 BA2
CMD4	CMD20	A5 BA1
CMD5	CMD21	WE*
CMD6	CMD22	A7 A8
CMD7	CMD23	A6 A11
CMD8	CMD24	ABI*
CMD9	CMD25	A12 RFU
CMD10	CMD26	A0 A10
CMD11	CMD27	A1 A9
CMD12	CMD28	RAS*
CMD13	CMD29	RST*
CMD14	CMD30	CKE*
CMD15	CMD31	CAS*




# N17S-G1\_GDDR5 Frame A-1




GDD5 Command Mapping GB2C-64

DQ[31:0]	DQ[63:32]	
CMD0	CMD16	CS*
CMD1	CMD17	A3 BA3
CMD2	CMD18	A2 BA0
CMD3	CMD19	A4 BA2
CMD4	CMD20	A5 BA1
CMD5	CMD21	WE*
CMD6	CMD22	A7 A8
CMD7	CMD23	A6 A11
CMD8	CMD24	AB1*
CMD9	CMD25	A12 RFU
CMD10	CMD26	A0 A10
CMD11	CMD27	A1 A9
CMD12	CMD28	RAS*
CMD13	CMD29	RST*
CMD14	CMD30	CKE*
CMD15	CMD31	CAS*





# N17S-G1\_GDDR5 Frame A-2







## GDD5 Command Mapping GB2C-64

DQ[31:0]	DQ[63:32]	
CMD0	CMD16	CS*
CMD1	CMD17	A3 BA3
CMD2	CMD18	A2 BA0
CMD3	CMD19	A4 BA2
CMD4	CMD20	A5 BA1
CMD5	CMD21	WE*
CMD6	CMD22	A7 A8
CMD7	CMD23	A6 A11
CMD8	CMD24	ABI*
CMD9	CMD25	A12 RFU
CMD10	CMD26	A0 A10
CMD11	CMD27	A1 A9
CMD12	CMD28	RAS*
CMD13	CMD29	RST*
CMD14	CMD30	CKE*
CMD15	CMD31	CAS*








N17S-G1\_GDDR5\_DECOUPLING



## N17S-G1\_VBIOS & Straps



ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED3	SOR_EXPOSED2	SOR_EXPOSED1	SOR_EXPOSED0
L	L	L	1:ENABLE	1:ENABLE	1:ENABLE	1:ENABLE
L	L	H	1:ENABLE	1:ENABLE	1:ENABLE	0:DISABLE
L	H	L	1:ENABLE	1:ENABLE	0:DISABLE	1:ENABLE
L	H	H	1:ENABLE	1:ENABLE	0:DISABLE	0:DISABLE
H	H	H	1:ENABLE	0:DISABLE	0:DISABLE	0:DISABLE
H	H	M	0:DISABLE	0:DISABLE	0:DISABLE	0:DISABLE

STRAP 2	STRAP 1	STRAP 0			
L	L	L	0x0	Samsung K4G80325FB-HC28	
L	L	H	0x1	Microm MT51J2256M32HF-70: A	256M*32
L	H	L	0x2	Hynix H5GC8H24MJR-R0C	
H	H	L	0x6	Hynix H5GC4H24AJR-R0C	
H	H	H	0x7	Samsung K4G41325FE-HC28	128M*32
L	L	M	0x8	Microm EDW4032BAGG-70-F	

STRAP 5	STRAP 4	STRAP 3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
L	L	L	0	0	0	0	Optimus
L	L	H	0	0	0	1	Discrete
H	L	H	0	1	0	1	Discrete with Gsync

256Mx32	Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
	Samsung	K4G80325FB-HC28	B-die	0x0	3000	N/A	Substitution allowed with waiver <sup>2</sup>








Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Table 12. N16/GB2B-64 Multi-Level Straps

Strap Pin	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Stuff 49.9 kΩ pull-up to VDD_AON (3.3V).			
STRAP1	Reserved			
STRAP2	Reserved			
STRAP3	Reserved			
STRAP4	Reserved			

# N17S-G1\_Display IF



## 15.2 INTERFACE CONFIGURATION, CIRCUITRY, SAMPLE CIRCUITRY




To select different Strap Mode, MULTI\_STRAP\_REF0\_GND pins need to be stuffed accordingly. Table 15-1 provides the necessary connections to set the correct strapping mode for each device.

Table 15-1. Device Specific Strap Mode Selection

Multi_Strap_Ref0_GND	All N16x GPUs
	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 40.2k 1% to GND






<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
Title <b>N17S-G1_Display IF</b>	
Size Custom	Document Number <b>MS-14B1</b>
Date: Thursday, December 21, 2017	Rev <b>0C</b>
Sheet 39	of 57

# N17S-G1\_GPIO



Pin Name	Normal function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	NVVDD_PWM	O	PWM Output To Central NVVDD	0 TO 1V8 PWM Output
GPIO1	GC6M:GC6_FB_EN	O	FB Enable For GC6 2.1	Open Source 10K Pull-Down
GPIO2	GC6M:GC6_EVENT / WAKE	I	GPU Wake Signal For GC6 2.1	10K Pull-Up To 1V8_AON Unless Driven Actively
GPIO3	NVVDDS_PWM (NC)	I/O	PWM Output To Control The NVVDS Power Supply	0 TO 1V8 Output
GPIO4	GC6M:1V8_MAIN_EN	O	GPU Power Sequencing For GC6 2.1	Open Drain 10K Pull-Up To 1V8_AON
GPIO5	FRM_LCK	I	Active Low Frame Lock	10K Pull-Up To 1V8_AON
GPIO6	NVVDD_PSI/NVVDDS_PSI	O	Phase Shedding	10K Pull-Up To 1V8_AON To Enable Multiple Phases
GPIO7	LCD_BL_PWM (NC)	O	Panel Backlight Enable	100K pull-down
GPIO8	MEM_VDD_CTL	O	Memory Voltage Control	Pull-Up/Pull-Down To Set The FBVDD/Q Power ON Voltage
GPIO9	THERM_ALERT	I/O	Active Low Thermal Alert	Open Drain 10K Pull-Up To 1V8_AON
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	LCD_VDD (NC)	O	Panel Power Enable	100K pull-down
GPIO12	PWR_LEVEL	I	AC Power Detect Or Power Supply Overdraw Input	100K Pull-Up To 1V8_AON
GPIO13	LCD_BLEN (NC)	O	LCD Panel Backlight Enable	Panel Backlight Enable
GPIO14	HPD_IFPB (NC)	I	Hot Plug Detect for IFPB	
GPIO15	HPD_IFPB (NC)	I	Hot Plug Detect for IFPB	
GPIO16	GC6M:SYS_PEX_RST_MON	I	System Side PCIe Reset Monitor	10K Pull-Up To 1V8_AON Unless Driven Actively
GPIO17	UNUSED (NC)	I/O		
GPIO18	UNUSED (NC)	I/O		
GPIO19	3D_Vision (NC)	O	3D Vision L/R signal	100K pull-down
GPIO20	GC5_MODE (NC)	I/O		
GPIO21	OC_WARN/HT	I	Over Current Throttling Trigger	10K Pull-Up To 1V8_AON
GPIO22	UNUSED (NC)	I/O		
GPIO23	GC6M:GPU_PEX_RST_HOLD	O	GPU PCIe Self Reset Control	Open Drain 10K Pull-Up To Gated 3V3

Change R4273,R4289,R4039,R4043 P/W From R11-0222012-W08 to R11-0222012-W08 for NV101A. 20171004




AC_OKF	GPU_ACIN1 (EC_Clear)	GPIO12_GPU_ACIN
0	0	1
1	1	1
2	2	2
3	3	3
4	4	4

## N17S-G1\_Power Control


Power on = 1V8\_AON -> (VDD\_MAIN) 1V8\_MAIN -> NVVDD+NVVDDS -> PEX\_VDD -> FBVDDQ -> DGPUPWRGD  
Power down = PEX\_VDD/FBVDDQ -> NVVDD+NVVDDS -> 1V8\_MAIN -> 1V8\_AON

### 1V8\_AON


(1)



### 1V8\_AON POWER GOOD




### 1V8\_MAIN POWER GOOD




### 1V8\_MAIN

(2)




(6)



### PEX\_VDD

(4)




(2)




### NVVDD

(3) (4)



### FBVDDQ

(5) (5)




### FBVDDQ POWER GOOD







### DGPU POWER GOOD

(6) (3)








## N16S\_Power Control




Power on = 3V3\_AON -> VDD\_MAIN (3V3\_MAIN) (3V3\_NV) -> NVVDD -> PEX\_VDD -> FBVDDQ -> DGPUPWRGD



## Discharge Circuit




## N17S-G1\_Power & GND







## N17 Power Up



## N17 Power Down




## GC6 2.1



## GC6 2.1 Entry/Exit Sequence Timing Diagram

Symbol	Description	Min	Max	Units
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	1V8_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

## N16 Power Up



Notes: - All 3.3V includes all rails powered at 3.3V  
- PEX\_VDD 1.05V includes all rails that are shared

Figure 3-7. Example of Power-Up Sequencing Order

### Note:

- The ramp time for any rail must be more than 40  $\mu\text{s}$  and is recommended to be less than 2ms.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- A VDD33 must ramp up to 90% before NVVDD and PEXVDD in sequence can start ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can start ramping up
- No signal should be applied to the GPU before the power rails are fully ramped
- Refer to the JEDEC Memory Specification for memory related power sequencing.

## Optimus




Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# deassertion	0.1	5	ms

## GC6 2.0

### 18.3.4.3 GC6 2.0 Entry/Exit Timing

The following timing diagram in Figure 18-14 and Table 18-3 describes the GC6 2.0 entry and exit sequence and timing requirements.




Figure 18-14. GC6 2.0 Entry/Exit Sequence Timing Diagram

Table 18-3. GC6 2.0 Entry/Exit Sequence Timing Parameters

Symbol	Description	Min	Max	Unit
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

### Note:


- All Rail PGOOD=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot be guaranteed in regulation this state should equal to 0.
- During GC6 exit, the order of power rail ramp-up must follow the power-up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
- All delays should be minimized to increase time spent in GC6 for maximum power saving.
- The entire entry/exit sequence must complete within 200 ms.

















# PEX\_VDD



# 1V8\_AON




EDP-Peak 60.1A  
EDP-Con 30A

# DGPU POWER NVVDD


CONFIG A

VBoot: N16S-0.9V, N17S-0.8V  
Vmin:0.6V / Vmax:1.2V



CONFIG	R1	R2	R3	R4	R5	C
N17S-G1	6.19KR1%	20.5KR1%	4.32KR1%	16.5KR1%	309R1%	4.7nF
N16S-GTR	20KR1%	20KR1%	2KR1%	18KR1%	0R1%	2.7nF

CONFIG	R6	R7	R8	R9	R10	R11	R12	R13	R14
N17S-G1	NC	1KR1%	NC	NC	20KR1%	9.1KR1%	15KR1%	300KR1%	1KR1%
N16S-GTR	100KR1%	NC	2.2KR1%	100KR1%	NC	NC	20KR1%	91KR1%	NC





以後注意Option的Location不要選會跟其他Location撞到的，因為程式不會分A/B。

# FBVDDQ POWER


## FBVDDQ

Voltage = 1.35V  
AVG Current = 10A  
Peak Current = 13A







## S4/S5




## S3



## S0




## 14B1 Power Delivery Chart






# G3 to S0



S0 to G3



[illegible]